

**RECEIVED
CENTRAL FAX CENTER**

JUL 18 2008

Attorney Docket No.: N1280-00670.2002-1245
App. Serial No.: 10/781,107**Amendments to the Claims:**

The claims in this listing will replace all prior claims in the application.

1. (currently amended) A method for inspecting defects in a wafer, the method comprising:

acquiring at least one digitized image of at least one actual feature on the wafer taken directly from the wafer;

converting at least one design database file corresponding to the feature of the wafer into at least one inspection file;

setting one or more error detection thresholds; and

comparing the digitized image and the inspection file by an inspection tool for detecting defects with regard to the feature of the wafer based on the set error detection thresholds; and

selectively applying bias parameters to one of either the digitized image or inspection file when false defects are detected at a post process review station between the digitized image and inspection file.

2. (original) The method of claim 1 wherein the design database file is processed with optical proximity correction features.

3. (original) The method of claim 1 wherein the converting further includes converting the design database file to an aerial image format.

4. (previously presented) The method of claim 3 further comprising converting the database file from the aerial image format to an inspection file format.

Attorney Docket No.: N1280-00670.2002-1245
App. Serial No.: 10/781,107

5. (currently amended) The method of claim 1 wherein a false defect is detected that is caused by one of either exposure tool limitations or process drift ~~further comprising bias fitting the digitized image and/or the converted inspection file to render both files to be comparable by the inspection tool.~~

6. (original) The method of claim 1 further comprising detecting a proximity trend with the portion of the wafer.

7. (original) The method of claim 1 wherein the defects include mask patterning induced defects.

8. (original) The method of claim 1 wherein the defects include wafer processing induced defects.

9. (original) The method of claim 1 wherein the defects include circuit layout induced defects.

10. (currently amended) A method for inspecting mask patterning process induced defects in a wafer, the method comprising:

acquiring at least one digitized image of at least one actual feature on the wafer taken directly from the wafer;

converting at least one mask database file for a mask corresponding to the feature into at least one inspection file specific to an inspection tool through an aerial image based processing;

comparing the digitized image and the inspection file by the inspection tool; and

Attorney Docket No.: N1280-00670.2002-1245
App. Serial No.: 10/781,107

detecting disallowed mask patterning process induced defects by examining differences;
selectively applying bias parameters to one of either the digitized image or inspection file
when false defects are detected at a post process review station between the digitized image and
inspection file; and
comparing the digitized image and the inspection file by the inspection tool a second time
with the applied selective bias parameters when false defects are detected.

11. (original) The method of claim 10 wherein the detecting further includes detecting defects induced by one or more processes using the mask.

12. (original) The method of claim 10 wherein the detecting further includes detecting defects induced by a mask writer while making the mask.

13. (original) The method of claim 10 wherein the detecting further includes detecting defects induced by a mask blank substrate.

14. (original) The method of claim 10 wherein the detecting further includes detecting proximity trends of the mask pattern.

15. (currently amended) A method for inspecting wafer processing induced defects for making a semiconductor device, the method comprising:
acquiring at least one digitized image of at least one actual feature on the wafer taken directly from the wafer;

Attorney Docket No.: N1280-00670.2002-1245**App. Serial No.: 10/781,107**

converting at least one design database file corresponding to the feature into at least one inspection file specific to an inspection tool through an aerial image based processing;

comparing the digitized image and the inspection file by the inspection tool; and

detecting disallowed wafer processing induced defects by examining differences between the inspection file and the digitized image corresponding to the feature;

selectively applying bias parameters to one of either the digitized image or inspection file when false defects are detected at a post process review station between the digitized image and inspection file; and

comparing the digitized image and the inspection file by the inspection tool a second time with the applied selective bias parameters when false defects are detected.

16. (original) The method of claim 15 wherein the defects includes critical dimension errors.

17. (original) The method of claim 15 further includes information about critical dimension distribution.

18. (currently amended) The method of claim 15 wherein a false defect is detected that is caused by one of either exposure tool limitations or process drift ~~further comprising bias fitting the digitized image and/or the inspection file.~~

19. (original) The method of claim 15 wherein the detecting further includes setting on or more error detection thresholds for avoiding false defects.

Attorney Docket No.: N1280-00670.2002-1245**App. Serial No.: 10/781,107**

20. (currently amended) A method for inspecting circuit layout related defects for making a semiconductor device, the method comprising:

acquiring at least one digitized image of at least one actual circuit feature on the wafer taken directly from the wafer;

converting at least one circuit design database file corresponding to the feature based on one circuit layout design into at least one inspection file through an aerial image based processing;

comparing the digitized image and the inspection file by the inspection tool; and

detecting disallowed circuit layout related defects by examining differences thereof;

selectively applying bias parameters to one of either the digitized image or inspection file when false defects are detected at a post process review station between the digitized image and inspection file; and

comparing the digitized image and the inspection file by the inspection tool a second time with the applied selective bias parameters when false defects are detected.